

## JOINT INVENTORS

"EXPRESS MAIL" mailing label No.

EM099902462US.

Date of Deposit: May 19, 2000

I hereby certify that this paper (or fee) is being deposited with the United States Postal Service

"EXPRESS MAIL POST OFFICE TO

ADDRESSEE" service under 37 CFR §1.10 on

the date indicated above and is addressed to:

Assistant Commissioner for Patents,

Washington, D.C. 20231



Richard Zimmermann

## APPLICATION FOR UNITED STATES LETTERS PATENT

# SPECIFICATION

---

### TO ALL WHOM IT MAY CONCERN:

Be it known that we, Dae-Bong Kim, a citizen of the Republic of Korea, residing at Bugae 3-dong, Bupyeong-ku, Incheon-city, New Seoul, Korea, and Nak-Choon Choi, a citizen of the Republic of Korea, residing at Dodang-dong 82-3, Wonmi-ku, Bucheon-city, Kyungki-do, Korea, have invented a new and useful ELECTRONIC BALLAST SYSTEM, of which the following is a specification.

## ELECTRONIC BALLAST SYSTEM

### BACKGROUND OF THE INVENTION

#### Field of the Invention

5           The invention relates generally to electronic ballast systems and, more particularly, the invention relates to an electronic ballast system that controls the duty cycle of a pulse-width modulated lamp drive signal based on a lamp current.

#### Description of Related Technology

10           Generally speaking, electronic ballast systems initiate a glow discharge within a gas-filled lamp, such as a conventional fluorescent lamp, and thereafter maintain a stable supply of power to the lamp to sustain the discharge. As is well known, conventional electronic ballast systems typically include an inverter circuit that supplies alternating current (AC) power to the lamp and a lamp driver circuit, which uses a pulse-width modulated (PWM) control signal to vary the amount of power that the inverter supplies to the lamp.

15           As is also well known, the inverter circuit typically includes a power switch (e.g., a transistor) that is switched on and off at a frequency determined by the resonance of a timing capacitor and an inductor. In practice, the capacitance of the timing capacitor may deviate about five to ten percent from an ideal value. As a result, the frequency and duty cycle of the PWM control signal may also vary in proportion to the deviation of the capacitance value from the ideal value, thereby changing the amount of power which is delivered to the lamp. Additionally, the variation in the frequency and duty cycle of the PWM signal prevents precise zero voltage switching control of the power switch, which increases the operating temperature of the power switch and

20

25

significantly reduces its expected operating life.

### SUMMARY OF THE INVENTION

5 In accordance with one aspect of the invention, an electronic ballast for use in illuminating a lamp includes a lamp driving circuit having a pulse-width modulated signal generator, a timing capacitor coupled to the lamp driving circuit, and a power controller. The power controller compares a signal associated with a current flowing through the lamp to a signal associated with a desired lamp current and, based on the comparison, provides a correction current to the timing capacitor to control a duty cycle of an output of the pulse-width modulated signal generator.

10 In accordance with another aspect of the invention, an electronic ballast system includes a voltage source for supplying power to the electric ballast system and a lamp driving circuit having a first, second and third terminals. The power of the voltage source is supplied through the first terminal to begin the driving of the electronic ballast system, and the lamp driving circuit outputs pulse-width modulated signals through the second and third terminals. The electronic ballast system may further include a half bridge converter having a first end that is connected to the second terminal of the lamp driving circuit and a second end that is connected to the third terminal of the lamp driving circuit. The half bridge converter receives input from the second and third terminals of the lamp driving circuit and outputs a current that changes flow directions according to the pulse-width modulated signals output by the lamp driving circuit. The electronic ballast system may additionally include a lamp portion having a first end connected to an output end of the half bridge converter such that the lamp portion operates according to the current output by the half bridge converter, and a power controller connected between the lamp driving circuit and a common terminal of the half bridge converter and the lamp portion. The power controller may detect an amount of current supplied to the lamp portion and may control a drive frequency of the lamp driving circuit

15  
20  
25  
30

based on the detected amount of current to thereby control an output power of the lamp portion.

The invention itself, together with further objectives and attendant advantages, will best be understood by reference to the following detailed description, taken in conjunction with the accompanying drawings and the  
5 appended claims.

### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is an exemplary schematic diagram of an electronic ballast  
10 system according to an embodiment of the invention;

Fig. 2 is a more detailed schematic diagram of the lamp driving circuit of Fig. 1; and

Fig. 3 graphically depicts exemplary operational waveforms associated with the lamp driving circuit of Fig. 2.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The electronic ballast system described herein controls the current flowing through a gaseous discharge type lamp. Generally speaking, the electronic ballast system described herein includes a lamp driving circuit and a power controller that form a feedback loop which measures current flowing  
20 though the lamp and which delivers a correction current to a timing capacitor associated with the lamp driving circuit. More specifically, the power controller compares a voltage associated with the current flowing through the lamp to a reference voltage associated with a desired lamp current and, based on the  
25 comparison, the power controller produces a correction current which controls the PWM output of the lamp driving circuit to maintain the current flowing through the lamp at a desired predetermined value, despite a deviation of the timing capacitor capacitance from an ideal value.

Fig. 1 is an exemplary schematic diagram of an electronic ballast  
30 according to an embodiment of the invention. The electronic ballast system

includes a voltage source  $V_{in}$ , a half bridge convertor 100, a lamp circuit 200, a lamp driving circuit 300, a power controller 400, and a voltage regulator circuit, which is formed by a resistor R1, a capacitor C1 and a zener diode Z1, all connected as shown.

5           The voltage regulator circuit formed by the resistor R1, the capacitor C1 and the zener diode Z1 is a conventional zener diode voltage regulator circuit, which, in normal operation, provides a regulated direct current (DC) voltage substantially equal to the zener voltage of the zener diode Z1.

10           The half bridge converter 100 includes a transformer T1, transistors Q1 and Q2, which may be metal oxide semiconductor field effect transistors (MOSFETs) or any other suitable transistors, and resistors R2 and R3. The transformer T1 has a primary winding 102, an upper secondary winding 104 that drives a gate terminal of the transistor Q1 via the resistor R2, and a lower secondary winding 106 that drives a gate terminal of the transistor Q2 via the resistor R3.

15           The lamp circuit 200 includes a lamp Lamp1, an inductor L1 and capacitors C5-C7, which are all connected as shown in Fig. 1 such that the transistors Q1 and Q2 may be alternately turned on and off to cause an alternating current to flow through Lamp1, thereby illuminating the lamp Lamp1.

20           The lamp driving circuit 300, which is discussed in greater detail in connection with Fig. 2 below, includes a soft start capacitor C2, a timing capacitor C3, a voltage reference resistor R5, a supply voltage terminal (4) and lamp drive signal output terminals (5) and (6). The lamp drive signal applies an alternating polarity PWM signal across the primary winding 102 of the transformer T1 to alternately turn the transistors Q1 and Q2 on and off. For example, when the polarity of the lamp drive signal causes the current in the primary winding 102 to flow in a clockwise direction (i.e., from terminal (5) to terminal (6)), a counter clockwise current is induced in the upper secondary winding 104 and a clockwise current is induced in the lower secondary winding

106. As a result, the transistor Q2 is off and the transistor Q1 is turned on so that current flows from the input voltage source  $V_{in}$  through the transistor Q1, the inductor L1, the lamp Lamp1, the capacitor C7 and the resistor R6.

On the other hand, when the polarity of the lamp drive signal causes the current in the primary winding 102 to flow in a counter clockwise direction (i.e., from terminal (6) to terminal (5)), a clockwise current is induced in the upper secondary winding 104 and a counter clockwise current is induced in the lower secondary winding 106. As a result, the transistor Q1 is turned off and the transistor Q2 is turned on so that current flows from the input voltage source  $V_{in}$  through the capacitor C6, the lamp Lamp1, the inductor L1, the transistor Q2 and the resistor R6. Thus, the average amount of current and power supplied to the lamp Lamp1 may be controlled by varying the switching frequency and duty cycle of the transistors Q1 and Q2. Additionally, as is generally known, the values selected for the inductor L1 and the capacitors C6 and C7 will determine an optimal resonant frequency for operation of the transistors Q1 and Q2.

The power controller 400 includes a resistive divider formed by resistors R7 and R8, a filter capacitor C9, a current sense resistor R6, and an active integrator circuit, which is formed by operational amplifier AMP, resistors R9-R11 and capacitor C10. The power controller 400 forms a feedback control loop that measures the current flowing through the lamp Lamp1 using the current sense resistor R6, compares this measured current to a desired target value, and delivers a corrective current signal via the output terminal of the operational amplifier AMP and the resistor R11 to the timing capacitor C3.

As will be discussed in greater detail below, the corrective current signal provided by the power controller 400 increases or decreases the charging rate of the timing capacitor C3 to achieve a desired current level in the lamp Lamp1. Thus, if the capacitance of the timing capacitor C3 deviates from a desired ideal value, which affects the charging rate of the timing capacitor C3, the power controller 400 delivers a positive or a negative correction current to

the timing capacitor C3, which increases or decreases the charging rate of the timing capacitor C3 so that the current delivered and the power applied to the lamp Lamp1 is maintained at the desired level.

In particular, a voltage  $V_a = V_{ref}(R7/(R7+R8))$  is formed at the common node of the resistors R7-R9. Because substantially zero current flows into (or out of) the input terminals of the operational amplifier AMP, the output of the amplifier AMP will vary to cause the current flowing through the lamp Lamp1 to increase or decrease so that the voltage  $V_b$  is substantially equal to the voltage  $V_a$ . Thus, if the current flowing through the lamp Lamp1 is below the desired value, the voltage  $V_b$  is less than the voltage  $V_a$ , the output of the amplifier AMP is negative and produces a correction current that reduces the charging current which is provided to the timing capacitor C3. As a result, the lamp driving circuit 300 increases the duty cycle of the lamp drive signal, which increases the current flowing through the lamp Lamp1.

On the other hand, if the current flowing through the lamp Lamp1 is greater than the desired value, the voltage  $V_b$  is greater than the voltage  $V_a$ , the output of the amplifier AMP is positive and produces a charging current that increases the charging current which is provided to the timing capacitor C3. As a result, the lamp driving circuit decreases the duty cycle of the lamp drive signal, which decreases the current flowing through the lamp Lamp1.

Fig. 2 is a more detailed schematic diagram of the lamp driving circuit 300 of Fig. 1. As shown in Fig. 2, the lamp driving circuit 300 includes a reference current generator 310, a lamp drive starter 320, a soft starter 330, a sawtooth oscillator 340, a PWM signal generator 350, and a PWM signal splitter 360. The reference current generator 310 includes a filter capacitor C8, resistors R16 and R17, a comparator COM1, a transistor TR1 and a current mirror 311. A non-inverting input terminal of the comparator COM1 is connected to a reference voltage  $V_{ref}$ . As a result, an output terminal of the comparator COM1 drives a base terminal of the transistor TR1 so that the reference voltage  $V_{ref}$  is developed across the reference voltage resistor R5

and so that a reference current  $I_s$  flowing through the transistor TR1 equals  $V_{ref}/R5$ . The current mirror 311 receives the reference current  $I_s$  and generates a proportional current  $I_k$ , which is provided to the soft starter 330.

5 Upon initial power-up, the supply voltage terminal (4) of the lamp driving circuit 300 is at substantially near zero volts. As the capacitor C1 charges, the voltage at the supply voltage terminal (4) increases and when the voltage on supply voltage terminal (4) is greater than a predetermined threshold value, the lamp drive starter 320 controls the soft starter 330 and the PWM signal splitter 360 to enable the lamp driving circuit to drive the converter 100, thereby  
10 illuminating the lamp Lamp1.

The soft starter 330 includes a current source  $I_2$ , switches S2 and S3, a subtractor D1 and a multiplier M1. Upon initial power-up, the switch S2 is OFF and the switch S3 is ON, which causes the voltage across the soft start capacitor C2 to increase at a rate determine by the value of the current source  $I_2$  and the capacitance value of the soft start capacitor C2. Those skilled in the  
15 art will recognize that a larger capacitance value for the soft start capacitor C2 will increase the soft start interval, whereas a smaller capacitance value for the soft start capacitor C2 will decrease the soft start interval. However, once the voltage supplied to the supply voltage terminal (4) reaches the predetermined threshold level, the lamp drive starter 320 turns the switch S2 ON, which  
20 connects the soft start capacitor C2 to a ground potential.

The subtractor D1 subtracts a soft start voltage  $V_{C2}$  from the reference voltage  $V_{ref}$  and the multiplier M1 multiplies this difference by the current  $I_k$  to produce a current  $I_h$ . An adder A1 adds the current  $I_h$  to the output of the  
25 sawtooth oscillator 340, which is a current  $I_c$ , to form a resulting current  $I_a$ , which equals  $I_h + I_c$  or, more specifically,  $I_a = (V_{ref} - V_{C2}) * I_k + I_c$ .

The PWM signal generator 350 includes comparators COM2 and COM3 and a latch 351, which is shown by way of example only to be an RS flip-flop. A non-inverting input of the comparator COM2 is connected to a reference  
30 voltage of 1 volt and an inverting input of the comparator COM3 is connected



to a reference voltage of 3 volts. Additionally, a voltage VC3 across the timing capacitor C3 is connected to the non-inverting input of the comparator COM3 and to the inverting terminal of the comparator COM2. When the voltage VC3 across the timing capacitor C3 is less than 1 volt, an output of the comparator COM2 is at a logical high level (i.e., a logical 1), the output of the comparator COM3 is at a logical low level (i.e., a logical zero), and the latch 351 is reset so that the Q output is at a logical low condition and the  $\overline{Q}$  output is at a logical high condition. With the Q output in a logical low condition, the switch S1 is OFF and the current Ia and the correction current from the power controller 400 both flow into the timing capacitor C3. As a result, the voltage VC3 across the timing capacitor C3 increases at a rate which is proportional to the sum of the current Ia and the correction current.

When the voltage VC3 across the timing capacitor C3 exceeds 1 volt and is less than 3 volts, the outputs of the comparators COM2 and COM3 are both at a logical low condition and the outputs of the latch 351 do not change. When the voltage VC3 exceeds 3 volts, the output of the comparator COM3 transitions from a logical low condition to a logical high condition, the Q output of the latch 351 transitions to a logical high condition, the  $\overline{Q}$  output of the latch 351 transitions to a logical low condition, and the switch S1 is turned ON to discharge the timing capacitor C3 with the current source I1.

Thus, the voltage VC3 across timing capacitor C3 limit cycles between about 1 volt and 3 volts at a frequency and duty cycle that depends on the current Ia, the correction current provided by the power controller 400, and the discharge current provided by the current source I1. Those skilled in the art will recognize that as the correction current supplied by the power controller 400 to the timing capacitor C3 increases, the charging rate of the timing capacitor C3 increases, the duty cycle of the  $\overline{Q}$  output and, thus, the duty cycle of the drive signals (5) and (6) at the output of the lamp driving circuit 300 increase, and the current (and power) supplied to the lamp Lamp1 increase. Alternatively, as the correction current supplied by the power controller 400

decreases, the charging rate of the timing capacitor C3 decreases, the duty cycle of the  $\overline{Q}$  output and, thus, the duty cycle of the drive signals (5) and (6) at the output of the lamp driving circuit 300 decrease and the current (and power) supplied to the lamp Lamp1 decrease.

5            Fig. 3 graphically depicts exemplary operational waveforms associated with the lamp driving circuit 300 of Fig. 2. Graph (a) illustrates an exemplary waveform of the voltage VC3 across the timing capacitor C3 and graph (b) illustrates an exemplary waveform of the  $\overline{Q}$  output of the latch 351.

10            A range of changes and modifications can be made to the preferred embodiment described above. The foregoing detailed description should be regarded as illustrative rather than limiting and the following claims, including all equivalents, are intended to define the scope of the invention.